Publication:
A review on path collisions and resources usage in hybrid optical Network on Chip (HONoC)

Simple item page
dc.contributor.authorRazali R.A.en_US
dc.contributor.authorOthman M.en_US
dc.contributor.authorid35146685400en_US
dc.contributor.authorid56036884700en_US
dc.date.accessioned2023-05-29T06:01:00Z
dc.date.available2023-05-29T06:01:00Z
dc.date.issued2015
dc.descriptionApplication specific integrated circuits; Bandwidth; Distributed computer systems; Fiber optic networks; Network architecture; Programmable logic controllers; Servers; System-on-chip; VLSI circuits; Distributed computations; High power consumption; Hybrid optical networks; Multi-core processor; path collisions; Resources optimization; routing; System-on-chip architecture; Network-on-chipen_US
dc.description.abstractSystem-on-chip (SoC) architectures are getting communication-bound both from physical wiring and distributed computation point of view. Wiring delays are becoming dominating over gate delays, which favors short links. The larger SoC the more probably the overall computation is heterogeneous and localized rather than evenly balanced over the chip. These two factors motivate Network-on-Chip (NoC) that brings the techniques developed for macro-scale, multi-hop networks into a chip. But due to shrinkage of transistors and integration of billions of transistors in a single chip, has made NoC no longer suitable to cater for high latency and demand of bandwidth in a multicore processor environment. Thus they have introduce HONoC (hybrid optical network on chip) to cater for the high latency and demand in bandwidth. There are many research that focus on the area of architecture, routing algorithm and switching strategies in order to make the communication run optimally in HONoC. The purpose of this paper is to evaluate main problems in HONoC. From the evaluation, three main problems has been identified which are path collisions, low resource usage and high power consumption in HONoC. � 2015 IEEE.en_US
dc.description.natureFinalen_US
dc.identifier.ArtNo7449316
dc.identifier.doi10.1109/SCORED.2015.7449316
dc.identifier.epage165
dc.identifier.scopus2-s2.0-84966480819
dc.identifier.spage162
dc.identifier.urihttps://www.scopus.com/inward/record.uri?eid=2-s2.0-84966480819&doi=10.1109%2fSCORED.2015.7449316&partnerID=40&md5=6a0d966e260f8843f3a8e7ee8aaadd29
dc.identifier.urihttps://irepository.uniten.edu.my/handle/123456789/22442
dc.publisherInstitute of Electrical and Electronics Engineers Inc.en_US
dc.relation.ispartofAll Open Access, Green
dc.sourceScopus
dc.sourcetitle2015 IEEE Student Conference on Research and Development, SCOReD 2015
dc.titleA review on path collisions and resources usage in hybrid optical Network on Chip (HONoC)en_US
dc.typeConference Paperen_US
dspace.entity.typePublication
Files
Collections
SCOPUS