Publication:
Application of Taguchi method in designing a 22nm high-k/metal gate NMOS transistor

Simple item page
dc.citedby1
dc.contributor.authorAfifah Maheran A.H.en_US
dc.contributor.authorMenon P.S.en_US
dc.contributor.authorAhmad I.en_US
dc.contributor.authorShaari S.en_US
dc.contributor.authorid36570222300en_US
dc.contributor.authorid57201289731en_US
dc.contributor.authorid12792216600en_US
dc.contributor.authorid6603595092en_US
dc.date.accessioned2023-05-16T02:47:42Z
dc.date.available2023-05-16T02:47:42Z
dc.date.issued2014
dc.description.abstractThis paper reports on the application of Taguchi method in modelling a 22nm gate length high-k/metal gate NMOS transistor. The Nominal-the-Best Signal-to-noise Ratio (SNR) using Taguchi's optimization technique was utilized to optimize the process parameters in determining the best threshold voltage (Vth) value where it was used as the evaluation variable. The high permittivity material (high-k) / metal gate device consists of titanium dioxide (TiO2) and tungsten silicide (WSix) respectively. The simulation work was executed using a TCAD simulator, which consist of ATHENA and ATLAS as a process and device simulator respectively. In this research, the Halo implantation tilting angle was identified as the most influencial factor in affecting the Vth with a percentage of 87%, followed by the oxide growth anneal temperature (8%), the metal gate anneal temperature (4%) and lastly the Halo implantation dose (1%). As a conclusion, the Halo tilting angle is the dominant factor in optimizing the process parameter. Meanwhile the Halo implantation dose can be considered as an adjustment factor in order to achieve the target Vth value of 0.289 V which is in line with projections made by the International Technology Roadmap for Semiconductors (ITRS). © (2014) Trans Tech Publications, Switzerland.en_US
dc.description.natureFinalen_US
dc.identifier.doi10.4028/www.scientific.net/AMR.925.514
dc.identifier.epage518
dc.identifier.scopus2-s2.0-84901702197
dc.identifier.spage514
dc.identifier.urihttps://www.scopus.com/inward/record.uri?eid=2-s2.0-84901702197&doi=10.4028%2fwww.scientific.net%2fAMR.925.514&partnerID=40&md5=b1127a5c59e2e08cfa4af679fbdaa02a
dc.identifier.urihttps://irepository.uniten.edu.my/handle/123456789/22135
dc.identifier.volume925
dc.publisherTrans Tech Publicationsen_US
dc.sourceScopus
dc.sourcetitleAdvanced Materials Research
dc.titleApplication of Taguchi method in designing a 22nm high-k/metal gate NMOS transistoren_US
dc.typeConference Paperen_US
dspace.entity.typePublication
Files
Collections
SCOPUS